An analysis of thermal noise predicts the number of bit errors per year caused by noise in nanoscale electronic memories and processors will be excessive. Noise has, it seems, already imposed a fundamental limit on the speed of microprocessors. No significant advance in microprocessor speeds is anticipated due not only to power limitations but also noise limits. Previous analysis using Rice's Formula to predict bit errors as a result of white noise has resulted in a prediction that Moore's Law will soon come to an end. This same analysis technique is applied to nanoscale memories. Using properties of current functioning nanoscale memories, an approximate bit error rate is estimated.
INTRODUCTION
An analysis has previously been made of the increasing portion of the threshold voltage being occupied by thermal noise levels and the bit error rates in digital logic circuits [1] . This analysis has led to the prediction that Moore's Law will be broken in the near future.
The use of charge storage on nanoscale particles has been realized in memories [2, 3] . Nanoscale memories allow memory density to be scaled down significantly and have created much interest as a possible next step in memory. It is intuitively obvious that at very small memory sizes the capacitive charge in the element is very small and thermal noise levels will have a larger impact on the leakage current in the storage element. It is important to recognize this fundamental problem and understand the implications for bit error rates in nanoscale memory circuits. The previous work done to analyze digital logic circuits has led to this similar analysis on nanoscale memories. A high level analysis can be performed to come up with a theoretical bit error rate given where current nanoscale memories are today.
NANOSCALE LOGIC
Rice's formula gives the mean frequency of estimated crossings of a threshold in a stationary Gaussian process with zero effective value [4, 5] . This method has been used to analyze the effect of thermal noise in integrated circuits with sizes below 40nm. Thermal noise is a Gaussian process which will cross a given threshold assuming that sufficient time is allowed for this to happen. When the thermal noise crosses the threshold voltage in a logic circuit, a false bit flip (bit error) occurs. Thus, Rice's formula can be used to predict the number of false bit flips in a certain amount of time with specified circuit characteristics. Given an inverter described(see Fig. 1 ), the bit error rate can be calculated due to thermal noise in this nanoscale circuit. This analysis has been carried out [1] to determine bit error rates of nanoscale CMOS logic due to the thermal noise in the device. A summary of these results is shown in figure 2 . The figure shows that bit errors have a relatively small dependence on the frequency since the change in bit error rates between 2GHz and 20GHz at 10 10 transistors is only about an order of magnitude. Bit error rate also has a relatively small dependence on number of transistors since an order of magnitude increase in transistors only results in an order of magnitude increase in bit error rate. The dominating factor in logic bit errors per year is the ratio of the noise threshold voltage to the effective noise seen at the logic gate. Even a relatively small decrease in the ratio of Vth/Vn results in an increase by multiple orders of magnitude of the bit error rate [6] . The figure highlights the fact that if this ratio becomes too small, the bit error rate quickly becomes unacceptable. The trend has thus far has been to decrease this ratio for CMOS circuits. This was never seen as a problem in the past since device sizes and supply voltages were sufficiently large. This trend has resulted in a shrinking noise margin, a growing noise (noise is inversely proportional to capacitance, see equation 4), and the bandwidth of the noise is increasing. V th is constantly being reduced as the supply voltage is reduced in an effort to save power consumption. V n is constantly increasing as device sizes are shrunk to increase clock speed and integration density. These two trends result in a constantly shrinking V th / V n ratio which will fall below an acceptable level of about 1 bit error/year in the relative future. It has been predicted that the limit will be reached in the next 4-6 years [1] . Figure 3 shows a prediction for the end of Moore's Law by showing the two limits of noise margin with the lower limit being set by the noise constraint and the upper limit being set by the dissipation constraint. The two noise constraint curves show two extremes of possible oxide thickness scaling(shown as s in the figure). The real limit lies somewhere between A and B. The figure predicts that Moore's Law dies when miniaturization gets between A and B. There is a tunneling current [7] that leaks charge from the nanocrystals, through the oxide, to the substrate. There is a resistance associated with this tunneling current. The series combination of this capacitance and resistance is modeled in the illustration(see Fig. 5 ).
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Oxide Silicon R C This corner frequency will be used for determining the bit error rate caused by this tunneling leakage current.
Tunneling currents increase as the oxide thickness is reduced. In a nanoscale memory the oxide has to be quite thin in order to have a reasonable read/write time at a reasonable voltage. However, if the oxide is too thin, the retention time of the memory will be very poor because of the high leakage current (see Fig. 6 ).
A reasonable retention time corresponds to an oxide thickness of about 25A with a 3 nm nanoparticle. This gives an idea of the kind of read/write speeds that can be expected given a reasonable retention time and applied voltage. [7] .
The noise associated with tunneling currents is primarily white noise and the 1/f noise can be ignored at higher frequencies [8] . Figure 7 shows noise components of white noise and 1/f noise in a p-MOS device. This data was collected at a frequency of 1 Hz. It can be estimated from this data that if the frequency is increased by about 3 orders of magnitude (1 kHz), then the 1/f noise and white noise would be approximately equal. At much higher frequencies, the 1/f noise becomes negligible and the device is dominated by white noise. White and 1/f noise components at f=1Hz of the gate current for a 10um x 10um p-MOS at Vds=-25mV [9] .
The thermal noise of the tunneling resistor can then be calculated using the "brick wall approximation [10] ." The noise arising from the resistance is given by:
The root-mean-squared (rms) noise seen across the capacitor is then given by:
A rms (5) Then the rms voltage that arises from the noise can be calculated (V n ). 
Rice's formula can also be applied to a memory element to determine the bit error rate caused by the thermal noise as has been done to determine bit error rate in digital circuits [1] . BER is the bit error rate, f c is the corner frequency, t is the time, N, is the number of memory elements, V th is the noise threshold voltage, and V n is the effective noise voltage seen on the resistor. To calculate a theoretical bit error rate (Fig.  8) we assume a memory size of 1G bit (N=10 9 ), t=3.2x10 7 s, f c =5x10 -9 Hz, V n =.096 V, and the noise threshold voltage given by half the charge on the capacitor assuming a 1 V supply (V th =0.5 V). Eq. 7 results in a bit error rate of approximately 10 2 bit errors per year at 85°C. 
CONCLUSIONS
Noise has, it seems, already imposed a fundamental limit on the speed in microprocessors. [1] No significant advance in microprocessor speeds is anticipated. Using a similar analysis as was used to determine thermal noise impact on digital circuits, similar issues have shown up in nanoscale memories. The bit error rate in nanoscale memories is high compared to the one bit error per year of current memory technologies [11, 12] . This analysis reveals that there is a real potential for nanoscale memories to be fundamentally limited by thermal noise. This area needs more investigation to determine more precisely what the extent of the thermal noise influence will be.
This work explores and describes the fundamental limits imposed on nanoscale electronic devices by noise. 
